



U.S. DEPARTMENT OF
ENERGY

Project funded by DOE Award Number DE-EE0006834, through Delta Products Corp



Prime applicant and project lead




More advanced technology development




GaN device development




In-vehicle evaluation



- **37W/in³ high power density**
- **>96% Efficiency over whole battery voltage**




Si based design: Uni-direction



Dual Boost PFC (CCM)
 <70kHz 98% peak eff.


Dual Active Bridge (DAB)
 200kHz 96% peak eff.




- PFC/inverter
- Variable DC-Link
- 6 layer PCB
- Bi-direction
- CRM ZVS
- track battery voltage
- Integrated magnetic
- CLLC
- 2 phase interleaving
- shift regulation
- (4 inductor + 1
- ZVS and ZCS
- Unified control
- burden
- transformer)
- CM noise reduction

□ >96% all range eff. with 37W/in³ power density
□ Very good manufacturability using PCB magnetic


Gain Range for CLLC




Frequency Range for CLLC




Very wide frequency range of DC/DC stage





Gain Range for CLLC



Frequency Range for CLLC






Further Reduced gain range and frequency range



Trade off between DC/DC stage and AC/DC stage

Double Line Frequency Ripple Impact



Gain
 nV_o/V_{in}

1.5

1

0.5

0

0

0.5

f_s/f_o

1

1.5

$f_s = f_o$
Best efficiency

Base line

CPES

I_{bat}
(A)

25

20

15

10

5

0

0

1h

2h

3h

4h

Pre CC

CP

CV

V_{bat}
(V)

440

400

360

320

280

240

Battery Voltage
(V)

450

350

Gen. 2 Hardware Prototype and Testing Efficiency

