

TABLE OF CONTENTS

Foreword	xi
About Volume XIII	xiii

Part 1: Integrated Packaging in the CPES Program

Chapter 1: Exploring Systems-Based Power Electronics Integration Technology

1.1	Why Power Electronics Integration?	1
1.2	The Integration Approach	2
1.3	What Technology Route Should Be Followed?	2
1.4	The CPES Program	4
	1.4.1 Power Level and Type of Application for Case Studies.....	4
	1.4.2 System Partitioning: Different Kinds of Modules.....	5
	1.4.3 Materials, Processes and Technologies.....	7
	1.4.4 Form Factor, Process Compatibility and Failure Modes.....	8
1.5	Concluding Remarks	9
	References	9

Chapter 2: Overviews, Concepts and Case Studies

1	“Technology Trends towards a System-in-a-Module in Power Electronics,” Fred C. Lee, Jacobus Daniel van Wyk, Dushan Boroyevich, Guo-Quan Lu, Zhenxian Liang, Peter Barbosa, <i>IEEE Circuits and Systems Magazine</i> , Vol. 2, No. 4, Fourth Quarter, December 2002, pp. 4-22..	13
2	“The Development of Planar High Density Hybrid Integration Technologies for Power Electronics,” Jacobus Daniel van Wyk, Sihua Wen, Zhenxian Liang, Johan Strydom, Seong-Yo Lee, Willem G. Odendaal, Daniel Huff, <i>International Power Electronics and Motion Control Conference (EPE-PEMC)</i> , Dubrovnik, Croatia, September 9-11, 2002, p.73-86.....	33

3	<p>“An Integrated Power Electronics Modular Approach: Concept and Implementation,” Fred C. Lee, Jacobus Daniel van Wyk, Zhenxian Liang, Rengang Chen, Shuo Wang, Bing Lu, <i>Power Electronics and Motion Control Conference (IPEMC)</i>, Xian, China, August 14-16, 2004, Vol. 1, pp. 1-13.....</p>	47
4	<p>“A View at the Future of Integration in Power Electronics Systems,” (Invited Keynote Address) Dushan Boroyevich, Jacobus Daniel van Wyk, Fred C. Lee, Zhenxian Liang, <i>Power Electronics Intelligent Motion Power Quality Conference</i>, Nuremberg, Germany, June 7-9, 2005, pp.11-20.....</p>	60
5	<p>“Integrating Active, Passive and EMI-Filter Functions in Power Electronics Systems: a Case Study of Some Technologies,” Jacobus Daniel van Wyk, Fred C. Lee, Zhenxian Liang, Rengang Chen, Shuo Wang, Bing Lu, <i>IEEE Transactions on Power Electronics, Special Issue on Integrated Power Electronics</i>, Vol. 20, No. 3, May 2005, pp.523-536.....</p>	70
6	<p>“IPEM-Based Power Electronics System Integration,” (Invited Paper) Fred C. Lee, Jacobus Daniel van Wyk, <i>International Conference on Integrated Power Electronics Systems (CIPS)</i>, Naples, Italy, June 2006, pp 139- 152.....</p>	84
7	<p>“Integrated Multidisciplinary Modeling, Analysis and Design in Power Electronics,” Dushan Boroyevich, Jonah Z. Chen, <i>International Power Electronics and Motion Control Conference (EPE-PEMC)</i>, Dubrovnik, Croatia, September 9-11, 2002, p.77, 10 pages.....</p>	98
8	<p>“Electromagnetic Energy Propagation in Power Electronic Converters: Toward Future Electromagnetic Integration,” Jan Abraham Ferreira, Jacobus Daniel van Wyk, <i>Proceedings of the IEEE</i>, Volume 89, No. 6, June 2001, pp. 876–889.....</p>	108

Part 2: ACTIVE INTEGRATED POWER ELECTRONICS MODULES: AIPEMs

Chapter 1: Technology for Integrating Actives

1.1	<p>Technology Scope.....</p>	123
1.2	<p>Materials and Process Technology</p>	124
1.3	<p>Electromagnetics and Thermo-Mechanics</p>	124
1.4	<p>Failure Modes</p>	125

Chapter 2: Overviews of Research on Technologies for AIPEMs

MPIPPS, BGA and Dimple Arrays

- 9 **“Three-Dimensional Packaging for Power Semiconductor Devices and Modules,”** Jesus N. Calata, John G. Bai, Xingsheng Liu, Sihua Wen, Guo-Quan Lu, *IEEE Transactions on Advanced Packaging*, Vol. 28, No. 3, August 2005, pp. 404-412..... **127**
- 10 **“An Innovative Technique for Packaging Power Electronic Building Blocks using Metal Posts Interconnected Parallel Plate Structures,”** Shatil Haque, Kun Xing, Ray-Lee Lin, Carlos T. A. Suchicital, Guo-Quan Lu, Douglas J. Nelson, Dushan Boroyevich, Fred C. Lee, *IEEE Transactions on Advanced Packaging*, Vol. 22, No. 2, May 1999, pp. 136-144..... **136**
- 11 **“Design Issues of a Three-Dimensional Packaging Scheme for Power Modules,”** Shatil Haque, Kalyan Siddabattula, Mike Craven, Sihua Wen, Xingsheng Liu, Dushan Boroyevich, Guo-Quan Lu, *Microelectronics Reliability*, 2001, Vol. 41, pp. 295-305..... **145**

Flip-Chip-On-Flex

- 12 **“The Packaging of Integrated Power Electronics Modules Using Flip-Chip Technology,”** Xingsheng Liu, Jesus N. Calata, Jinggang Wang, Guo-Quan Lu, *CPES Power Electronics Seminar*, September 19-21, 1999, Blacksburg, VA, pp. 361-367..... **156**
- 13 **“Three-Dimensional Flip-Chip on Flex Packaging for Power Electronics Applications,”** Xingsheng Liu, Shatil Haque, Guo-Quan Lu, *IEEE Transactions on Advanced Packaging*, Vol. 24, No. 1, February 2001, pp. 1-9..... **163**
- 14 **“D²BGA Chip-Scale IGBT Package,”** Xingsheng Liu and Guo-Quan Lu, *IEEE Applied Power Electronics Conference and Exposition (APEC)*, March 4-8, 2001, Anaheim, CA, pp. 1033 – 1039..... **172**
- 15 **“Flip-Chip Flex-Circuit Packaging for Power Electronics,”** Ying Xiao, Ramanan Natarajan, P. Jain, J. Barrett, Eugene J. Rymaszewski, Ronald J. Gutmann, T. Paul Chow, *International Symposium on Power Semiconductor Devices & ICs (ISPSD)*, 2001, Osaka, Japan, pp. 55-58..... **179**
- 16 **“Flip-chip on Flex Power Modules for Automotive Application,”** John G. Bai, Joseph B. Witcher, Guo-Quan Lu and Xingsheng Liu, *CPES Power Electronics Seminar*, April 14-18, 2002, Blacksburg, VA, pp. 422-427..... **183**
- 17 **“Integrated Flip-Chip Flex-Circuit Packaging for Power Electronics Applications,”** Ying Xiao, Hemal N. Shah, Ramanan Natarajan, Eugene J. Rymaszewski, T. Paul Chow, Ronald J. Gutmann, *IEEE Transactions on Power Electronics*, Vol. 19, No. 2, March 2004, pp. 515-522..... **189**

Embedded Power

- 18 **“Embedded Power-an Integration Packaging Technology for IPEMs,”** Zhenxian Liang, Fred C. Lee, Guo-Quan Lu, *The International Journal of Microelectronics and Electronic Packaging*, Vol. 23, No. 4, 2000, pp. 481-487..... **197**
- 19 **“Integrated Packaging of a 1kW Switching Module Using Planar Interconnect on Embedded Power Chips Technology,”** Zhenxian Liang, Fred C. Lee, Jacobus Daniel van Wyk, Dushan Boroyevich, Elaine P. Scott, Jonah Chen, Bing Lu, Ying-Feng Pang, *IEEE Applied Power Electronics Conference and Exposition (APEC)*, February 9-13, 2003, Miami, FL, Vol. 1, pp. 42-47..... **204**
- 20 **“A Chip-level Process for Power Switching Module Integration and Packaging,”** Zhenxian Liang, Jacobus Daniel van Wyk, Fred C. Lee, *Industry Applications Society Conference (IAS)*, October 3-7, 2004, Seattle, WA, Vol. 3, pp. 1932-1939..... **210**
- 21 **“Functional Integration in Active IPEM by Using a Planar Integration Technology,”** Zhenxian Liang, Jacobus Daniel van Wyk, *IEEE Applied Power Electronics Conference and Exposition (APEC)*, March 6-10, 2005, Austin, TX, pp. 375-381..... **218**
- 22 **“Integrated CoolMOS FET/SiC-Diode Module for High Performance Power Switching,”** Zhenxian Liang, Bing Lu, Jacobus Daniel van Wyk, Fred C. Lee, *IEEE Transactions on Power Electronics*, Vol. 20, No. 3, May 2005, pp. 679-686. **225**
- 23 **“Embedded Power: A 3-D MCM Integration Technology for IPEM Packaging Application,”** Zhenxian Liang, Jacobus Daniel van Wyk, Fred C. Lee, *IEEE Transactions on Advanced Packaging*, Volume 29, No. 3, August 2006, pp. 504-512. **233**
- 24 **“Integrated Packaging for A High Frequency Voltage Regulator Applications,”** Zhenxian Liang, Yu Meng, Ming Xu, Jacobus Daniel van Wyk, Fred C. Lee, *International Symposium on Microelectronics (IMAPS)*, September 25-29, 2005, Philadelphia, PA, 6 pages..... **242**

Multi-disciplinary Design

- 25 **“Automation of Multidisciplinary IPEM Modeling, Design and Analysis,”** Yingxiang Wu, Jonah Chen, Ying-Feng Pang, Jan Helge Bøhn, Dushan Boroyevich and Elaine P. Scott, *CPES Power Electronics Seminar*, April 27-29, 2003, Blacksburg, VA, pp. 635-638..... **248**
- 26 **“Multi-Disciplinary Design for an IGBT/SiC Diode Half-Bridge IPEM,”** Andrew C. Baisden, Jing Xu, Qian Liu, Luis Arnedo, Manu Mital, Erik Olson, Josh Kagerbauer, Jacobus Daniel van Wyk, Zhenxian Liang, Dushan Boroyevich, Elaine P. Scott, Thomas M. Jahns, Robert D. Lorenz, *CPES Power Electronics Conference*, April 16-18, 2006, Blacksburg, VA, pp. 110-114..... **252**

Chapter3: Materials and Process Technology for AIPEMs

Metal Posts, Solder Balls, Dimples

- 27 **“Power Chip Interconnection: From Wire Bonding to Area Bonding”** Xingsheng Liu and Guo-Quan Lu, *International Microelectronics and Packaging Society (IMAPS)*, Boston, MA..... **257**
- 28 **“Metallization for Direct Solder Interconnection of Power Devices,”** Shatil Haque, Guo-Quan Lu, *Electronic Components and Technology Conference (ECTC)*, May 21-24, 2000, Las Vegas, NV, pp. 1475-1482..... **263**
- 29 **“A Dimple-Array Interconnect Technique for Power Semiconductor Devices,”** Sihua Wen and Guo-Quan Lu, *CPES Power Electronics Seminar*, September 17-19, 2000, Blacksburg, VA, pp. 572 - 576..... **271**

Sintered Silverpaste Die-Attach

- 30 **“Pressure-assisted Low-temperature Sintering of Silver Paste as a Die-Attach Approach,”** Zhiye Zhang, Jesus N. Calata and Guo-Quan Lu, *CPES Power Electronics Seminar*, April 27-29, 2003, Blacksburg, VA, pp. 525-529..... **276**
- 31 **“Low-Temperature Sintering of Nanoscale Silver Pastes for High-Performance and Highly-Reliable Device Interconnection,”** John Guofeng Bai, Zhiye Zhang, Jesus N. Calata, Guo-Quan Lu, *ASME 2005 - International Mechanical Engineering Congress and Exposition*, November 6-11, 2005, Orlando, FL, 10 pages..... **281**
- 32 **“Low-Temperature Sintered Nanoscale Silver as a Novel Semiconductor Device-Metallized Substrate Interconnect Material,”** John Guofeng Bai, Zhiye Zhang, Jesus N. Calata, Guo-Quan Lu, *IEEE Transactions on Components and Packaging Technologies*, Vol. 29, No. 3. September 2006, p. 589 - 593..... **291**
- 33 **“Sintered Nanosilver for High-Temperature Die Attachment,”** Jesus N. Calata, Thomas G. Lei, Guo-Quan Lu, *CPES Power Electronics Conference*, April 15-17, 2007, Blacksburg, VA, pp. 119-126..... **296**

Embedded Power Processing

- 34 **“A Planar Process Module for Active IPEM Manufacturing,”** Zhenxian Liang and Jacobus Daniel van Wyk, *CPES Power Electronics Seminar*, April 27-29, 2003, Blacksburg, VA, pp. 559-565..... **304**
- 35 **“Improving of the Technology for a Functionally Integrated Multifunction Power Electronics Module,”** Jing Xu, Zhenxian Liang, Jacobus Daniel van Wyk, *CPES Power Electronics Conference*, April 16-18, 2006, Blacksburg, VA, pp. 35 - 42..... **309**

36	“A Survey of Strategies for Reduction of Electric Field in Semiconductor Die and Packages,” Jing Xu, Jacobus Daniel van Wyk, Khai D. T. Ngo, <i>CPES Power Electronics Conference</i> , April 15-17, 2007, Blacksburg, VA, pp. 167-170.....	314
37	“Package Alternatives for Integrated Power Electronic Modules with Improved Voltage Rating,” Jing Xu, Jacobus Daniel van Wyk, Khai D. T. Ngo, <i>IEEE Applied Power Electronics Conference and Exposition</i> , February 25- March 1, 2007, Anaheim, CA, pp. 416-421.....	318
 High Temperature Modules		
38	“High Temperature Embedded SiC Chip Module (ECM) for Power Electronics Applications,” Jian Yin, Zhenxian Liang, Jacobus Daniel van Wyk, <i>IEEE Transactions on Power Electronics</i> , Vol. 22, No.2, March 2007, pp. 392-398.....	324
39	“Mechanical Design and Material Selection of a High Temperature Diode Package,” Jonathan Claassens, Jesus N. Calata, Ivan Hofsjager, Guo-Quan Lu and Khai D. T. Ngo, <i>CPES Power Electronics Conference</i> , April 15-17, 2007, Blacksburg, VA, pp. 127-132.....	331
40	“Survey on High-Temperature Packaging Materials for SiC-Based Power Electronics Modules,” Luisa Coppola, Daniel Huff, Fei Wang, Rolando Burgos and Dushan Boroyevich, <i>IEEE Power Electronics Specialists Conference (PESC)</i> , Orlando, FL, June 17-21, 2007, pp. 2234-2240.....	337
41	“High-Temperature Operation of SiC Power Devices by Low-Temperature Sintered Silver Die-Attachment,” John Guofeng Bai, Jian Yin, Guo-Quan Lu, Jacobus Daniel van Wyk, <i>IEEE Transactions on Advanced Packaging</i> , Vol. 30 No. 3, August 2007, pp. 506-510.....	344

Chapter 4: Electromagnetics and Thermo-Mechanics of AIPEMs

Electromagnetic and Thermal Modeling, Layout and Design

42	“Evaluation of Metal Post Interconnected Parallel Plate Structure for Power Electronic Building Blocks,” Kalyan Siddabattula, Zhou Chen, Dushan Boroyevich, <i>IEEE Applied Power Electronics Conference and Exposition (APEC)</i> , February 6-10, 2000, New Orleans, LA, Volume 1, pp. 271-276.....	349
43	“Electrical and Thermal Layout Design Considerations For Integrated Power Electronics Modules,” Jonah Zhou Chen, Ying-Feng Pang, Dushan Boroyevich, Elaine P. Scott, Karen A. Thole, <i>IEEE Industry Applications Society Conference (IAS)</i> , October 13-18, 2002, Pittsburgh, PA, Volume 1, pp. 242-246.....	355
44	“Modeling and Measurements of Parasitic Parameters for Integrated Power Electronics Modules,” Jonah Z. Chen, Liyu Yang, Dushan Boroyevich, Willem G. Odendaal, <i>IEEE Applied Power Electronics Conference and Exposition (APEC)</i> , February 22-26, 2004, Anaheim, CA, Vol. 1, pp. 522-525.....	360

45	“Electrical and Thermal Layout Design and Optimization Considerations for DPS Active IPEM,” Ying-Feng Pang, Jonah Zhou Chen, Elaine P. Scott, Karen A. Thole and Dushan Boroyevich, <i>CPES Power Electronics Seminar</i> , April 14-18, 2002, Blacksburg, VA, pp. 77-82..	364
46	“Electrical Analysis of a PFC Integrated Power Electronic Module,” Andrew C. Baisden, Jonah Z. Chen and Dushan Boroyevich, <i>CPES Power Electronics Seminar</i> , April 18-20, 2004, Blacksburg, VA, pp. 530-534.....	370
47	“Electrical and Thermal Design of an Integrated Power Electronic Module,” Manu Mital, Andrew C. Baisden, Elaine P. Scott, Dushan Boroyevich, Jacobus Daniel van Wyk, Zhenxian Liang, <i>CPES Power Electronics Conference</i> , April 16-18, 2006, Blacksburg, VA, pp. 192-199.....	375
Thermal and Thermo-mechanical Modeling, Layout and Design		
48	“Thermal Management of Power Electronics Modules via Acoustic Micrography Imaging,” Shatil Haque, Xingsheng Liu and Guo-Quan Lu and John Goings, <i>IEEE Applied Power Electronics Conference and Exposition (APEC)</i> , February 6-10, 2000, New Orleans, LA, Volume 1, pp. 299 – 305.....	383
49	“Comparison of the Interfacial Thermal Resistance Contribution from Silver and Solder Die-Attach Using Laser Flash Technique,” Zhiye Zhang, John Guofeng Bai, Jesus N. Calata, Guo-Quan Lu and D. P. H. Hasselman, <i>CPES Power Electronics Seminar</i> , April 18-20, 2004, Blacksburg, VA, pp. 81-85.....	390
50	“Measurement of Solder/Copper Interfacial Thermal Resistance by the Flash Technique,” John Guofeng Bai, Zhiye Zhang, Guo-Quan Lu, D. P. H. Hasselman, <i>International Journal of Thermophysics</i> , Vol. 26, No. 5, September 2005, pp. 1607-1615.....	395
51	“A Thermo-Mechanical Study of Power Modules Using 3D Finite Element Modeling,” Sihua Wen and Guo-Quan Lu, <i>CPES Power Electronics Seminar</i> , September 19-21, 1999, Blacksburg, VA, pp. 368 - 374.....	404
52	“Thermal Characterization and Optimization of Active System IPEM,” Ying-Feng Pang, Elaine P. Scott, <i>ASME 2003 International Mechanical Engineering Congress & Exposition (IMECE)</i> , Washington D. C., November 16-21, 2003, Paper No. IMECE2003-41415.....	411
53	“Thermal Evaluation of DC/DC and PFC Integrated Power Electronics Modules,” Ying-Feng Pang and Elaine P. Scott, <i>Inter-society Conference on Thermal Phenomena in Electronic Systems (ITHERM)</i> , June 1-4, 2004, Las Vegas, Nevada, Vol. 1, pp. 700-705.....	417
54	“Thermal Design and Optimization of an IGBT Power Electronic Module,” Manu Mital, Elaine P. Scott, <i>IMECE 2005 - Electronic and Photonics Packaging Conference</i> , November 5-11, 2005, Orlando, FL, pp. 1-5.....	423
55	“Thermomechanical Analysis on the Embedded Power Integrated Power Electronics Modules,” John Guofeng Bai, Guo-Quan Lu, Dushan Boroyevich and Thomas M. Jahns, <i>CPES Power Electronics Seminar</i> , April 18-20, 2004, Blacksburg, VA, pp. 557-565.....	428

56	<p>“Assessment of Thermo-Mechanics for an Integrated Power Electronics Switching Stage,” Ying-Feng Pang, Elaine P. Scott, Ning Zhu, Jacobus Daniel van Wyk, Zhenxian Liang, <i>IEEE Industry Applications Society Conference (IAS)</i>, October 3-7, 2004, Seattle, WA, Volume 4, pp. 2309-2314.....</p>	437
57	<p>“Thermal Design and Optimization Methodology for Integrated Power Electronics Modules,” Ying-Feng Pang, Elaine P. Scott, Jonah Chen, Karen Thole, <i>Journal of Electronic Packaging</i>, March 2005, Vol. 127, pp. 59-66.....</p>	443
58	<p>“Comparison of Transient Thermal Parameters for Different Die-Connecting Approaches,” Jian Yin, Jacobus Daniel van Wyk, Willem G. Odendaal, <i>IEEE Transactions on Industry Applications</i>, Volume 42, No.6, November/December 2006, pp. 1403-1411.....</p>	451
Thermal Management / Cooling		
59	<p>“Thermal Management of Power Electronics Modules Packaged by a Stacked-Plate Technique,” Shatil Haque, William A. Stinnett, Douglas J. Nelson, Guo-Quan Lu, <i>Journal of Microelectronics Reliability</i>, 39, pp. 1343-1349 (1999).....</p>	460
60	<p>“The Effects of Various Cooling Scenarios on a System of Integrated Circuits,” Ying-Feng Pang, Elaine P. Scott, <i>IMECE 2003 - ASME 2003 International Mechanical Engineering Congress & Exposition</i>, November 16-21, 2003, Washington, D.C., Paper No. IMECE2003-41667.....</p>	466
61	<p>“Experimental Study on the Double-Sided Air Cooling for Integrated Power Electronics Modules,” Ying-Feng Pang, Elaine P. Scott, Zhenxian Liang, Jacobus Daniel van Wyk, <i>ASME Summer Heat Transfer Conference</i>, July 17-22, 2005, San Francisco, CA, 8 pages.....</p>	473
62	<p>“Thermal Modeling of IPEM using Microchannel Cooling,” M. Zhao, Manu Mital, Z. Rena Huang, Elaine P. Scott, Zhenxian Liang, Jacobus Daniel van Wyk, <i>CPES Power Electronics Conference</i>, April 16-18, 2006, Blacksburg, VA, pp. 186-191.....</p>	481
63	<p>“Double-Sided Cooling for Power Semiconductor Devices Using Embedded Power Packaging,” Bryan Charboneau, Fei Wang, Jacobus Daniel van Wyk, Dushan Boroyevich, Zhenxian Liang, Elaine P. Scott, C. Weston Tipton, <i>IEEE Industry Applications Conference (IAS)</i>, October 2-6, 2005, Kowloon, Hong Kong, Volume 2, pp. 1138-1143.....</p>	487
64	<p>“Assessment of Some Integrated Cooling Mechanisms for Integrated power Electronics Modules,” Ying-Feng Pang, Elaine P. Scott, Jacobus Daniel van Wyk and Zhenxian Liang, <i>Journal of Electronic Packaging</i>, ASME, March 2007, Vol. 129, pp. 1-8.....</p>	493
65	<p>“Double-Sided IPEM Cooling Using Miniature Heat Pipes,” Timothy Martens, Gregory F. Nellis, Thomas M. Jahns, John M. Pfothenauer, <i>IEEE Transactions on Components and Packaging Technologies</i>, Vol. 28, Issue 4, December 2005, pp. 852-861.....</p>	501

Chapter 5: Failure Modes in AIPEMs

Metal Posts, Solder Bumps, Dimple Array, Flip-Chip-On-Flex

- 66 **“Finite-Element Modeling of Thermal and Thermomechanical Behavior for Three-dimensional Packaging of Power Electronics Modules,”** Sihua Wen and Guo-Quan Lu, *Intersociety Conference on Thermal and Thermo-mechanical Phenomena*, May 23-26, 2000, pp. 303-309..... **511**
- 67 **“Enhancement of Thermal Fatigue Reliability of Power Semiconductor Interconnects Using Dimple-Array Solder Joints,”** Sihua Wen, Daniel Huff, Guo-Quan Lu, *IEEE Power Electronics Specialist Conference (PESC)*, June 17-21, 2001, Vancouver, Canada, Volume 4, pp. 1926 – 1931..... **518**
- 68 **“Fast Power-Cycling Test of Area-Array Interconnected Power Devices,”** Sihua Wen, Daniel Huff and Guo-Quan Lu, *CPES Power Electronics Seminar*, April 14-18, 2002, Blacksburg, VA, pp. 456-460..... **524**
- 69 **“Fracture Mechanics Analysis of the Effect of Substrate Flexibility on Solder Joint Reliability,”** C. Xu, Y. C. Lin, X. Liu, Guo-Quan Lu, *Engineering Fracture Mechanics*, 72, 2628 - 2646, 2005..... **529**
- 70 **“Discussion on the Reliability Issues of Solder-bump and Direct-solder Bonded Power Device Packages Having Direct-solder Bonded Power Device Packages Having Double-sided Cooling Capability,”** John Guofeng Bai, Jesus Calata, and Guo-Quan Lu, *Journal of Electronic Packaging* 2006. 128 (3): p. 208-214..... **548**

Die-Attach and Solders

- 71 **“Reliability and Microstructure of Lead-Free Solder Die Attach Interface in Silicon Power Devices,”** Daniel Huff, Dimos Katsis, Kelly Stinson-Bagby, Guo-Quan Lu and Jacobus Daniel van Wyk, *CPES Power Electronics Seminar*, April 14-18, 2002, Blacksburg, VA, pp. 86-92.... **555**
- 72 **“Thermomechanical Reliability of Low-Temperature Sintered Silver Die-Attached SiC Power Device Assembly,”** John Guofeng Bai and Guo-Quan Lu, *IEEE Transactions On Device and Materials Reliability*, 2006. 6(3): pp. 436 - 441..... **562**
- 73 **“Evaluation of the Reliability of Interconnect Technologies for Power Semiconductor Devices,”** Jesus N. Calata, John Guofeng Bai, Guo-Quan Lu and Christoph Luechinger, *CPES Power Electronics Seminar*, April 27-29, 2003, Blacksburg, VA, pp. 172-181..... **568**
- 74 **“Void Induced Thermal Impedance in Power Semiconductor Modules: Some Transient Temperature Effects,”** Dimos Katsis, Jacobus Daniel van Wyk, *IEEE Transactions on Industry Applications*, Vol. 39, No. 5, September-October 2003, pp. 1239-1246..... **578**

75	“A Thermal, Mechanical, Electrical Study of Voiding in the Solder Die-Attach of Power MOSFETs,” Dimos Katsis, Jacobus Daniel van Wyk, <i>IEEE Transactions on Components and Packaging Technologies</i> , Vol. 29, No. 1, March 2006, pp. 127-136.....	586
Embedded Power Modules		
76	“Thermal-Mechanical Stress Analysis in Embedded Power Modules,” Ning Zhu, Jacobus Daniel van Wyk, Zhenxian Liang, <i>IEEE Power Electronics Specialist Conference (PESC)</i> , June 20-25, 2004, Aachen, Germany, Vol. 6, pp. 4503-4508.....	596
77	“A Study of Thermal Stress and Intrinsic Residual Stress in Planar Metallization for Integrated Power Modules,” Ning Zhu, Jacobus Daniel van Wyk, Zhenxian Liang, Willem G. Odendaal, <i>IEEE Transactions on Industry Applications</i> , Vol. 41, No. 6, December 2005, pp. 1603-1611.....	602
78	“Thermo-Mechanical Stress Analysis and Failure Modes for Planer Metallization in Integrated Power Modules,” Ning Zhu, Jacobus Daniel van Wyk, Zhenxian Liang, <i>Proceedings, International Conference on Integrated Power Electronics Systems (CIPS)</i> , June 2006, Naples, Italy, pp. 111-116.....	611
Author Index.....		617