RESEARCH
CPES Patent Information
US Patent: 11335649
Low Impedance Multi-Conductor Layered Bus Structure with Shielding
Jun Wang, Rolando Burgos, Dushan Boroyevich, Joshua Stewart, Yue Xu
Issued: May 17, 2022
Abstract:
Various embodiments of laminated planar bus structures that minimize electromagnetic interference (EMI) and parasitic inductance are described. In one embodiment, a laminated planar bus structure may include a plurality of stacked conductive layers and a plurality of stacked insulation layers. The plurality of stacked conductive layers may include positive and negative conductive layers, and conductive ground layers stacked as outer layers as to enclose vertically the positive and the negative conductive layers. In another embodiment, the laminated planar bus structure may include a middle ground layer stacked in between the positive and the negative conductive layers to provide additional reduction in electric field strength. A laminated planar bus structure that is integrated with other power electronics components is also presented.
Full Patent
