Contact Us
LIBRARY

Superjunction Power Transistors with Interface Charges: A Case Study for GaN

Fig. 1. Illustration of n-pillars and p-pillars with interface charge
   One of the main objectives in the design of power devices is to obtain a high off-state breakdown voltage (VB) while keeping a low on-state specific resistance (Ron,sp).Traditional unipolar devices are limited by the theoretical trade-off that Ron,sp increases with the square of VB. A vertical superjunction (SJ) structure could break this theoretical limit. However, due to the challenges in form- ing multiple n-/p-pillars with precisely controlled doping and charg- es, no experimental demonstration of vertical SJ devices has been reported.
   Recent progress in p-GaN trench-filling epitaxy has shown promise for the demonstration of GaN SJ devices. However, the presence of n-type interface charges at the regrowth interfaces has been widely observed. Fig. 1 is an illustration of the SJ structure with an interface charge. These interface charges pose great challenges to the design and performance evaluation of SJ devices.
   This work demonstrates an analytical model for SJ devices with interface charges for the first time; the model is derived from an electrostatic equation. This analytical model provides important design guidelines to minimize the adverse impacts induced by interface charges on SJ performance. Two different design guidelines were quantitatively investigated for GaN SJ devices, one to adjust doping concentration and the other to adjust geometry. The doping modulation was identified to be a superior approach to compensate interface charges. The TCAD simulation of vertical GaN SJ transis- tors validated our analytical model, as shown in Fig. 2. With opti- mal designs, vertical GaN SJ transistors with interface charges retain great advantages over the conventional GaN power transistors, while their design windows are smaller compared to ideal GaN SJ devices. This work provides important design guidelines for a verti- cal GaN SJ devices demonstration.
Electrical field distribution
Fig .2. (a) Electrical field distribution of SJ with interface charge; (b) electrical field distribution of SJ without interface charge; (c) electrical field along A direction; and (d) electrical field along B direction
INDUSTRY PARTNERS
CPES Intranet | CPES Forms | Conference Uploads | Contact Us Copyright © 2020 Virginia Tech Center for Power Electronics Systems