Become a Member
Become a Member

LIBRARY

Partial Phase Overlap Control for 48V/1.8V Single Stage Series Capacitor Buck Converter

Year: 2023 | Author: Adhistira Naradhipa | Paper: H5.5
Circuit diagram
Fig.1. 48V SCB converter (a) adjacent phase overlap, and (b) non-adjacent overlap.
  Nowadays, 48V bus systems are adopted in data center power architecture, which require high-efficiency, high-power-density, and fast-transient-response 48V voltage regulator modules (VRMs). A single-stage 48V four-phase series capacitor buck (SCB) converter is proposed, which can achieve more than 93% peak efficiency with a power density of 164 W/in2 -- similar to a 12V four-phase buck converter. The phase overlap is usually implemented in a 12V multiphase buck converter to achieve a fast response at the high load-step-up transient. However, the phase overlap between adjacent phases causes undesirable device voltage stress increases in the 48V four-phase SCB converter, as shown in Fig. 1(a). A non-adjacent phase-overlap control scheme, the partial phase overlap, shown in Fig. 1(b), is proposed to avoid increases in device voltage stress.

  The proposed control scheme is based on constant-on-time (COT) control with a phase manager. Partial phase-overlap control will take over at the high load-step-up where the control command becomes saturated, and the minimum off-time will determine the duty cycle. The phase overlap can be achieved by setting the minimum off-time value to be smaller than the on-time. To avoid overlap of adjacent phases, a simple logic circuitry is added to the minimum off-time generator. Therefore, only non-adjacent phase overlap is allowed, and device voltage stress increase is avoided. Fig. 2 (a), (b), and (c) show experimental waveforms at the load-step-up transient with no overlap, adjacent overlap, and with non-adjacent overlap, respectively. Both phase-overlap methods have similar transient performance, which is better than the no-overlap method. However, the adjacent overlap increases device voltage stress, whereas the device voltage stress is kept the same as in the steady state using the proposed partial phase-overlap method.
Experimental waveforms
Fig.2. Load-step-up transient experimental waveforms: (a) no phase overlap, (b) adjacent phase overlap, and (c) proposed non-adjacent phase overlap.

Our Industry Partners