A gas discharge lamp driving circuit reduces input power at start-up mode through the utilization of input power diodes and stress capacitors in parallel therewith. The circuit includes a blocking filter for filtering an AC voltage signal, and a rectifier for rectifying the signal into a DC voltage. A smoothing capacitor smooths the voltage, and an inverter, having switches, converts the DC voltage into a high frequency AC voltage. A control circuit controls the switches of the inverter to turn on and off in a feedback manner. A resonant tank is connected to the inverter, and includes a resonant capacitor and a resonant inductor. A discharge lamp is connected to the resonant tank, in parallel with the resonant capacitor. A modulation capacitor is provided for reducing a distortion of the input current to the resonant circuit. The at least two input power diodes and the stress capacitors are connected between the rectifier and the smoothing capacitor, such that a discharge time of the stress capacitors delays a turn-on time of the input power diodes, to reduce input power at start-up.

9 Claims, 15 Drawing Sheets
FIG. 1 (Prior Art)

FIG. 2 (Prior Art)
FIG. 5 (Prior Art)

FIG. 6A (Prior Art)
FIG. 10 (Prior Art)
FIG. 17

Diagram of a circuit with components labeled as follows:

- Cx
- Dx
- S1
- Cd
- S2
- S3
- Ly
- Cy
- Cm
- Cr
- Ci
- Lamp
- In
- Vm
GAS DISCHARGE LAMP INVERTER WITH A WIDTH INPUT VOLTAGE RANGE

This application claims the benefit of U.S. Provisional Application No. 60/059,776, filed Sep. 23, 1997.

BACKGROUND OF THE INVENTION

1. Field of the Invention

An electronic ballast converts a low frequency AC current as input to a high frequency current to the gas discharge lamp so that the lamp operates efficiently. Such ballast or converter is required to have low line input current harmonics as well as a high power factor in order to satisfy the stringent requirement regarding operating parameters. Many configurations have been proposed to achieve low input current distortion. Among them, so-called boost converter is a typical power factor correction converter. A boost converter, followed by a DC/AC inverter is able to provide a high frequency current fed to the lamp with power factor correction and low input current harmonics. However, the energy is processed in two separate conversion stages. As a result, the component count increases, which in turn causes the converter to be bulky and causes an increase in cost. In order to reduce costs, many integrated power factor correction stages with DC/AC inverters have been proposed.

2. Description of the Related Art

U.S. Pat. No. 5,274,540, hereby incorporated by reference, discloses a circuit shown in Fig. 1. Capacitor \( \text{Cin} \) is used to achieve power factor correction. Capacitor \( \text{Cin} \) integrates a power factor correction converter with a DC/AC inverter, consisted of a half bridge switches S1 and S2, and a series resonant tank of inductor \( \text{Lr} \) and capacitor \( \text{Cr} \) so that the component count is reduced, thereby reducing costs. The equivalent circuit of Fig. 1 is shown in Fig. 2, where the lamp voltage is considered as a high frequency voltage source. Charge capacitor \( \text{Cin} \) is in series with a high frequency voltage to charge capacitor \( \text{Cin} \) through the line input and to discharge the capacitor energy to bulk capacitor \( \text{C} \) so that power factor correction can be achieved. There are four mode operations over one switching cycle. The switching waveforms are shown in Fig. 3.

Mode 1 \([t_0, t_1]\): Before time \( t_0 \), voltage \( V_{\text{in}} \) is clamped to voltage \( V_{\text{in}} \), and diode \( D_1 \) is on. After time \( t_0 \), voltage \( V_{\text{in}} \) decreases with a sinusoidal waveform. Since the charge capacitor voltage \( V_{\text{c}} \) can not charge abruptly, diode \( D_1 \) is in reverse bias, and voltage \( V_{\text{in}} \) also decreases with the same form. Voltage \( V_{\text{in}} \) at this time is still higher than the rectified line voltage, diode \( D_1 \) is reverse biased, voltage \( V_{\text{c}} \) keeps constant because there is no current through capacitor \( \text{Cin} \) and both diodes \( D_1 \) and \( D_2 \) are off. This mode ends at time \( t_1 \), where the voltage \( V_{\text{in}} \) is equal to the rectified line voltage. Diode \( D_1 \) becomes forward biased, and begins to conduct.

Mode 2 \([t_1, t_2]\): At time \( t_1 \), diode \( D_1 \) is turned on, and voltage \( V_{\text{in}} \) is clamped to the rectified line voltage. Since voltage \( V_{\text{c}} \) continues to decrease, the charge capacitor voltage \( V_{\text{c}} \) increases to \( V_{\text{in}} \) at time \( t_2 \). During this time interval, the charge capacitor absorbs energy from the line input. Its voltage and charging current are determined by:

\[
\begin{align*}
\text{r} &= V_{\text{in}} - V_{\text{c}}(t_1) \\
\text{i}_c &= C\text{in}\text{dV}_{\text{in}} - \frac{1}{2}\text{i}_{\text{in}}(t_1)(t_1(t_1-t_2)) \quad t_1 < t < t_2
\end{align*}
\]

where \( \text{s} \) and \( \text{f} \) are the frequency and the peak voltage of the voltage source \( V_{\text{a}} \), respectively. At time \( t_2 \), current \( \text{i}_c \) becomes zero, and diode \( D_2 \) is naturally turned off. The maximum charge capacitor voltage \( V_{\text{c, max}} \) is

\[
V_{\text{c, max}} = V_{\text{in}}(t_1)
\]

Mode 3 \([t_2, t_3]\): At time \( t_2 \), diode \( D_1 \) is turned off. Because voltage \( V_{\text{c}} \) is lower than the DC bus voltage, diode \( D_2 \) is in the forward bias. No current flows through the charge capacitor \( \text{Cin} \) and voltage \( V_{\text{c}} \) keeps constant. On the other hand, voltage \( V_{\text{m}} \) continuously increases with the increase of voltage \( V_{\text{b}} \) until time \( t_3 \), where voltage \( V_{\text{m}} \) reaches the DC bus voltage, and diode \( D_2 \) is turned on.

Mode 4 \([t_3, t_4]\): At time \( t_3 \), voltage \( V_{\text{m}} \) is clamped to the DC bus voltage, and diode \( D_2 \) is turned on. Charge capacitor \( \text{Cin} \) discharges, and its energy is pumped to capacitor \( \text{C} \) due to the continuous increase of voltage \( V_{\text{c}} \). The charge capacitor voltage and its charging current are

\[
\begin{align*}
\text{r}_c &= V_{\text{in}} - V_{\text{c}}\text{c}(t_1 - t_2) \\
\text{i}_c &= C\text{in}\text{dV}_{\text{in}}(t_1 - t_2) \quad t_2 < t < t_3
\end{align*}
\]

Voltage \( V_{\text{c}} \) reaches its minimum value at time \( t_3 \), which is given by

\[
V_{\text{c, min}} = V_{\text{b}} - V_{\text{c}}\text{c}(t_3)
\]

At time \( t_3 \), voltage \( V_{\text{c}} \) increases to its peak voltage. Diode \( D_2 \) will be turned off, and next switching cycle begins.

From the above analysis, it can be seen that the rectified AC line current is equal to the capacitor charging current during the time period from time \( t_1 \) to time \( t_2 \). Therefore, the average C line current over one switching cycle equals the average capacitor charging current, which is the total charge variation from time \( t_1 \) to time \( t_2 \). The charge variation of capacitor \( \text{Cin} \) is

\[
Q = C\text{in}(V_{\text{c, max}} - V_{\text{c, min}})
\]

Substituting voltages \( V_{\text{c, max}} \) and \( V_{\text{c, min}} \) into equation (5), yields the rectified line current in a switching cycle, given by

\[
I_{\text{an}} = \frac{Q}{T_s} = C_{\text{an}}f_{\text{c}}\left(\text{V}_{\text{in}} - 2\text{V}_{\text{in}} - \text{V}_{\text{in}}\right)
\]

The input power \( P_{\text{in}} \) is the average value of the product of voltage \( V_{\text{in}} \) and current \( i_{\text{an}} \) over one line cycle, which is

\[
P_{\text{in}} = \frac{1}{2}f_{\text{c}}C_{\text{an}}\left(\text{V}_{\text{in}}^2 - \frac{1}{2}\text{V}_{\text{in}}^2 - \text{V}_{\text{in}}\right) = P_{\text{c}}
\]

where \( P_{\text{in}} \) is the line peak voltage. During the preheat and start-up operations, the lamp is not turned on. The output power \( P_{\text{c}} \) of the circuit is smaller than that of the normal operation. The switching frequency at preheat mode is higher than that of normal lighting operation, and the lamp voltage \( 2\text{V}_{\text{a}} \) at start-up mode is much higher than that of normal lighting operation. In order to maintain the relationship shown in equation (7), the DC bus voltage \( V_{\text{b}} \) has to increase at preheat and start-up modes. Therefore, one of the main disadvantages is high DC bus voltage stress at preheat and start-up mode operations. As a result, high voltage bulk capacitor and high voltage rating power devices must be used, which increase the cost of the device. Another main disadvantage is the high lamp crest factor. Usually, the higher the lamp crest factor, the shorter the lamp life. The high crest factor of the circuit of Fig. 1 is mainly due to a
modulation of capacitor Cin on the resonant tank. Capacitor Cin is equivalently in parallel with the resonant capacitor Cr when either diode Dx or diode Dy is on. The equivalent resonant tank of FIG. 1 is shown in FIG. 4A. The equivalent resonant capacitor is Crx and capacitors Cr+ Cin near the zero crossing of the line input voltage and near the line peak voltage, respectively. Since capacitor Cin is much higher than capacitor Cr, the equivalent resonant capacitor of FIG. 1 significantly changes over the line cycle. As a result, the lamp crest factor becomes high at constant frequency and constant duty ratio control. Another disadvantage is that the rectified line current through diode Dx is discontinuous, thereby requiring a large line input filter to be used.

U.S. Pat. No. 5,410,466, also hereby incorporated by reference, discloses the same basic circuit as shown in FIG. 1 by adding a new control for controlling the switching frequency and duty ratio of two switches S1 and S2 to achieve smooth lamp current with a constant envelope and low crest factor. However, the circuit of U.S. Pat. No. 5,410,466 still suffers from high DC bus voltage stress at preheat and start-up modes and discontinuous line input current so that a large line input filter has to be used.

To reduce the DC bus voltage stress at start-up for the circuit of FIG. 1, one alternative is to reduce voltage vdm at preheat and start-up modes. The method is disclosed in a paper entitled “Reduction of voltage stress in charge pump electronic ballast,” published in IEEE Power Electronics Specialist Conference Proceedings, pp. 887-893, 1996. The circuit is shown in FIG. 5, where a second resonance, composed of inductor Lx and capacitor Crx, is inserted to the circuit of FIG. 1. During preheat and start-up modes, the switching frequency is close to the second resonant frequency of inductor Lx and capacitor Crx so that a low impedance is connected and voltage vdm is reduced, while still obtaining enough lamp voltage to ignite the lamp. Therefore, the DC bus voltage Vbdm can be reduced. By adding two clamping diodes Drx and Dsx, unity power factor can be achieved and also a low lamp crest factor can be simultaneously achieved. However, two resonant inductors must be used, which increases the cost of the device. Furthermore, the switch suffers from high current stress. This switching current is about one and one-half times the switching current of the circuit of FIG. 1. Therefore, devices having a high current rating must be used, which also increases the cost of the device.

Other known devices are disclosed in U.S. Pat. Nos. 5,404,082 and 5,410,221. The circuits of these two patents are shown in FIG. 6A. Capacitor Cin is in parallel with diode Dy to suppress the input current distortion and achieve a high power factor. The construction of FIG. 6A is different from FIG. 1. The equivalent circuit of FIG. 5 can be expressed as FIG. 7, where the series resonant tank is considered a high frequency current source with a constant amplitude. There are four operational modes for the circuit of FIG. 6A, as illustrated in FIGS. 6B-6E. The four equivalent topological stages and switching waveforms are shown in FIGS. 6B-6E.

Mode 1 [t1- t2]: As shown in FIGS. 6B and 8, before time t1, the source current is, has a negative value, and it flows through the diode Dy. The voltage at node m is clamped to the bus voltage Vbdm. At time t1, source current is becomes positive and begins to charge capacitor Cin. The charge capacitor voltage vdm begins to rise while voltage vdm decreases. So, charge capacitor Cin accumulates energy from the DC bus. This mode terminates at time t1, where the voltage at node m decreases to the line input voltage, and diode Dx starts to conduct. The time interval t2 is determined by:

$$t_2 = \frac{1}{\omega} \arccos \left( \frac{-\omega L_{Cm}}{I_{rms}} \left(V_{bdm} - V_{pe} \right) \right).$$

where \(\omega\) is the frequency of source current \(i_s\) and \(V_{bdm}\) is the voltage across the bulk capacitor \(C_m\). The total charge variation in capacitor Cin is given by:

$$\Delta Q = C_m (V_{bdm} - V_{pe}).$$

There is no input line current during this stage.

Mode 2: [t2, t3]: Referring to FIGS. 6C and 8, at time t2, diode Dx begins to turn on and voltage vdm is clamped to the rectified line input voltage. Source current \(i_s\) flows through the line input and diode Dx. Therefore, the high frequency source current \(i_s\) flows through the line input and diode Dx. Therefore, the high frequency source current \(i_s\) absorbs energy directly from the AC line. At \(t_3 = t_1\), source current \(i_s\) becomes negative, while diode Dx is naturally turned off, and this mode ends. During this time interval, the rectified line current \(i_{rms}\) is given by:

$$i_{rms} = I_{peak} \sin \omega t_3 = I_{peak} \sin \omega t_{rms} \frac{t_3}{t_{rms}}.$$  

Mode 3 [t3, t4]: As illustrated in FIGS. 6D and 8, at time t3, source current \(i_s\) becomes negative and diode Dx is naturally turned off. Since voltage vbdm is still lower than the DC bus voltage Vbdm, diode Dy cannot be turned on at this time. Source current \(i_s\) is discharging capacitor Cin and the voltage at node m increases. Voltage vbdm rises to the DC bus voltage, where diode Dy starts to conduct at time t4.

Mode 4 [t4, t5]: As shown in FIGS. 6E and 8, at time t4, diode Dy begins to flow the current source \(i_s\) and the voltage at node m is clamped to the DC bus voltage until \(i_s\) becomes positive, and diode Dy is naturally turned off at time t5. The rectified input line current equals the average diode current \(i_{average}\) over one switching cycle, which is given by:

$$i_{rms} = i_{average} \frac{1}{T_s} \int_{0}^{T_s} i_s \, dt = \frac{1}{T_s} \int_{0}^{T_s} i_{average} \, dt,$$

where \(T_s\) is the switching period. After substituting \(i_{average}\) into the above equation, we have

$$i_{rms} = \frac{T_s}{\pi} \Delta Q = \frac{T_s}{\pi} \frac{i_{average}}{i_{rms}}.$$  

where \(\Delta Q\) is the charge variation of capacitor Cin and \(\Delta Q = C_m (V_{bdm} - V_{pe})\). Therefore, the rectified line current \(i_{rms}\) in one switching period is

$$i_{rms} = \frac{i_s^2}{\pi} - C_m (V_{bdm} - V_{pe}).$$

In order to achieve the unity power factor, the average input current should be proportional to the line input voltage. The first term of the above equation should be zero, which is given by

$$i = \frac{C_m}{\pi} (V_{bdm} - V_{pe}).$$

This equation (14) is the unity power factor condition. The equation (13) becomes
Equation (15) shows that the unity power factor can be obtained as long as equation (14) can be satisfied. The input power is the average value of the product of voltage $v_n$ and current $i_n$ over one line cycle, which is

$$P_i = \frac{2V_n i_n}{\pi} - \frac{1}{2} \frac{C_{m} V_n}{\pi} = P_o$$  \hspace{1cm} (16)$$

During the preheat and start-up operations, the lamp is not turned on. The output power $P_o$ of the circuit is smaller than that of the normal operation. The switching frequency at preheat mode is higher than that of normal lighting frequency, and the circulating current at light load during the start-up mode is much higher than that of normal lighting operation. In order to maintain equation (16), the DC bus voltage $V_{dc}$ must increase at preheat and start-up modes. Therefore, one of the main disadvantages is a high DC bus voltage stress at preheat and start-up mode operations. This basic problem is the same as the circuit of FIG. 1. For the circuit of FIG. 6A, when diode Dy is conductive, capacitor Cin is shorted. The resonant tank consists of inductor Lr, capacitors Cr and Cin when both diodes Dx and Dy are non-conductive. Therefore, this circuit also has two resonant modes in one switching cycle, which causes the same problem that an envelope of the lamp current varies with the load input voltage. As a result, the lamp crest factor increases and the lamp life becomes shorter. Although U.S. Pat. Nos. 5,404,082 and 5,410,021 proposes a control scheme to suppress the lamp crest factor, the DC bus voltage stress at the preheat and start-up mode still exists, which requires high voltage rating bulk capacitor $C_p$ and power switches $S1$ and $S2$. Besides, the input current is discontinuous so that a large line input filter must be used.

U.S. Pat. No. 4,511,832 discloses a circuit as shown in FIG. 9. The input inductor Li and capacitor Ci are used to suppress line input current harmonics and reduce the input current ripple. Capacitor Ci provides a path to absorb energy from the line input every switching cycle, while capacitor C2 provides another path to the bulk capacitor for the series resonant parallel-loaded tank composed of inductor Lr and capacitor Cr. The DC bus voltage $V_{dc}$ across the bulk capacitor $C_p$ is suppressed by conducting the thyristor T when the DC bus voltage exceeds a certain value. Thus, the cost increases and the control circuit becomes complicated.

Japanese Patent No. P0-222469 discloses a lamp driving circuit shown in FIG. 10. The main purpose of adding inductor Li is to improve a total harmonic distortion (THD), reduce line input current harmonics. Inductor Li is used as a boost inductor. The current through inductor Li can flow through diode Dy to charge the bulk capacitor $C_p$ without flowing through the power switch. So, the switching current stress of switches $S1$ and $S2$ becomes small. But, there is still a high DC bus voltage stress across the bulk capacitor $C_p$ at start-up mode so that high voltage rating bulk capacitor and power switches must be used, which significantly increases cost. Besides, the high crest factor also still exists.

Another prior art is disclosed in Japanese Patent No. P06-267149, the circuit of which is shown in FIG. 11. This circuit is basically the same as the circuit of FIG. 6A except for the addition of an input inductor $L_i$. Input inductor $L_i$ is used to minimize the input line current ripple so that a small input filter can be used. Diode D1 is used to improve THD.

However, this circuit still suffers from high DC bus voltage across $C_p$ at the start-up mode and also from high lamp crest factor at normal light operation.

U.S. Pat. No. 5,521,467 discloses the use of an inverter for supplying a high frequency energy to the lamp. The circuit is shown in FIG. 12. An inductor Li and a full wave rectifier composed of diodes D1-D4 are provided to achieve high power factor. Capacitor CI and inductor Li form a low pass filter so that the input rectified current through inductor Li is continuous. The function of capacitor $C_i$ is like capacitor Cin in the circuit of FIG. 1, while the function of capacitor $C_i$ is similar to capacitor Cin in the circuit of FIG. 6A. The main disadvantage is that high DC bus voltage across capacitor $C_p$ at the start-up mode. For the circuit FIG. 12, the circuit is shut down once the DC bus voltage exceeds a set value through the control circuit. Another drawback is that the component count is not reduced, compared with those of the two-stage approach. As a result, the cost cannot be reduced.

All these prior circuits are designed only with +10% line input voltage variation. They suffer from a large lamp power variation, high lamp crest factor, high THD, and high DC bus voltage stress at the start-up over a wide range line input voltage. Therefore, different designs must be taken for the different line input voltages. As a result, the circuit components are made different. The research and product development cycle becomes longer, which also increases the cost of the device.

SUMMARY OF THE INVENTION

The present invention has been accomplished in view of the above problems and insufficiencies. The main objective is to develop a gas discharge lamp inverter which is capable of suppressing the DC bus voltage stress at the start-up mode, providing constant lamp power, low lamp crest factor of the lamp current, less circulating current, less switching current stress, and a continuous line input current over a wide range line input voltages from 180V to 265V. The present invention circuit comprises a rectifier for rectifying an AC voltage from an AC voltage source to give a DC voltage, a smoothing capacitor for smoothing the DC voltage from rectifier into a smoothed DC voltage, and an inverter including switches turning on and off at high frequency for converting the smoothed DC voltage to a high frequency square voltage waveform. The inverter is connected to the load circuit which is composed of a gas discharge lamp and a resonant circuit. The resonant circuit is composed of an inductor and a capacitor, and the lamp is connected in parallel with the resonant capacitor so that the lamp absorbs a high frequency energy from the resonant circuit. A control circuit gives a control signal to turn on and off the switches of the inverter and controls the constant lamp power over a wide range line input voltage. An input inductor is connected to a line rectifier to get the continuous line input current near the line peak voltage and a discontinuous line input current near the zero crossing of the line voltage. Two capacitors are in parallel with two diodes to suppress the DC bus voltage at the start-up and to achieve a low lamp crest factor at normal lighting operation.

Therefore, the main objective of the present invention is to reduce the DC bus voltage at the start-up mode, and to provide a constant lamp power, low crest factor and less circulating current, and less switching current with a small input filter over a wide range line input voltage.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more detailed description of the embodiments of the present invention, reference should be made to the appended drawings, wherein:

\[ \text{Equation (15)} \]
FIG. 1 is a circuit diagram of a known circuit;  
FIG. 2 is a simplified circuit diagram equivalent to the circuit of FIG. 1;  
FIG. 3 is a graph illustrating the operations of the above known circuit;  
FIGS. 4A to 4C are diagrams illustrating equivalent resonant tanks of the circuit of FIG. 1;  
FIG. 5 is a circuit diagram of another known circuit;  
FIG. 6A is a circuit diagram of a further known circuit;  
FIGS. 6B to 6E illustrate operation modes of the circuit of FIG. 6A;  
FIG. 7 is a simplified circuit diagram equivalent to the circuit of FIG. 6A;  
FIG. 8 is a chart illustrating the operations of the circuit of FIG. 6A;  
FIGS. 9 to 12 are circuit diagrams of still further known circuits;  
FIG. 13 is a circuit diagram of an embodiment of the present invention;  
FIGS. 14 and 15 are charts illustrating waveforms of an input current and an inductor current in the circuit of FIG. 13, respectively at the start-up and at the normal lighting operation;  
FIG. 16 is a circuit diagram of a control circuit for the circuit of FIG. 13;  
FIG. 17 is a circuit diagram of another embodiment of the present invention;  
FIG. 18 is a circuit diagram of a further embodiment of the present invention; and  
FIGS. 19A–19F are circuit diagrams of other embodiments of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to FIG. 13, there is shown a circuit in accordance with a preferred embodiment of the present invention. The circuit comprises a fullwave rectifier RF connected to a source voltage through a high-frequency blocking filter FL to provide a rectified DC voltage, a smoothing capacitor Cs connected across the rectifier RF through diodes Dx and Dy, and an inverter composed of a series connected pair of switches S1 and S2, a capacitor Cd, and a resonant tank consisting of a resonant inductor Lr and a resonant capacitor Cr. The inverter is energized by a voltage Vdc, across the smoothing capacitor Cs, to alternately turn on and off the switches S1 and S2 at a high frequency for providing an high frequency alternating current to drive the discharge lamp. Switches S1 and S2 are controlled in a feedback manner by a constant lamp power control circuit of FIG. 16 to turn on and off at varying frequencies, as will be discussed later.

Capacitor Cin is connected in series with resonant capacitor Cr across the rectifier RF through an inductor Li for reducing distortion of an input current. A DC bus voltage Vdc across capacitor Cs is determined by an unbalance between input power and output power. If the input power is higher than needed at a load, the DC bus voltage increases, while the DC bus voltage is low when the input power is low in response to less load. The input power delivered to the bulk capacitor Cs will go through diodes Dx and Dy. To reduce a DC bus voltage stress at a start-up mode, two capacitorsCx and Cy are added in parallel with the diodes Dx and Dy, respectively. Because an average current through two capacitors Cx and Cy is equal to zero over one line cycle, a net power delivered to the bulk capacitor Cs through capacitors Cx and Cy equals zero. Capacitors Cx and Cy have to be totally discharged before the diodes Dx and Dy are turned on. The total charge stored in these capacitors reach the maximum near the zero crossing of the line input voltage. This stored charge in capacitors Cx and Cy is discharged by the resonant inductor current Ir in a resonant tank including inductor Lr and capacitor Cr.

In the circuit of FIG. 13, the resonant capacitor Cr can be designed to be very small since the input current is continuous. Therefore, the discharging resonant inductor current is very small even at start-up. Start-up, or start-up mode, is a condition wherein current is provided to filaments of the lamp which is sufficient to raise the filament temperature while providing a lamp voltage which is less than an ignition voltage across the lamp, and subsequently providing ignition voltage across the lamp to illuminate the lamp. During the start-up mode, the lamp is not illuminated, and the filaments are dissipating energy. This results in the circuit operating in a light load. After the lamp is illuminated, the lamp enters a dimming mode wherein lamp power is less than full lamp power, and then in a steady state wherein the lamp operates in a full output power by reducing the switching frequency. The charge stored in the capacitors Cx and Cy and Cr are not to be totally discharged near the zero crossing of the line input voltage. Consequently, diodes Dx and Dy cannot be turned on at this time, and the conduction angle of diodes Dx and Dy becomes smaller, as shown in FIG. 14.

There is no input current near a wide range of the zero crossing of the line input voltage. Therefore, the input power is reduced at the start-up mode, which is desirable since the lamp is not on, which means that the output power is also small. Therefore, the DC bus voltage is suppressed. In addition, a variation range of voltage Vdc, the bigger the absorbed energy from the line input inductor Li. However, the resonant inductor current Ir can be designed to be very small at start-up. So, a peak-to-peak voltage of voltage Vdc, is also small so that the inductor Li absorbs less energy from the line input over one switching cycle, compared with the prior art circuits with a high circulating current. Thus, the DC bus voltage also can be reduced. Besides, the switching frequency at a preheat and the start-up modes are higher than that of the normal light operation. The input inductor Li gives a high impedance at high frequencies. So, this inductor is also able to help to reduce the DC bus voltage Vdc, across capacitor Cr.

Two capacitors Cx and Cy are added in order to improve the lamp crest factor. As discussed before, the high lamp crest factor is mainly due to a modulation of capacitor Cin on the resonant tank. Capacitor Cin is a part of the resonant tank when diode Dx or diode Dy is off. Since the conduction angle of the diodes becomes small, modulation of capacitor Cin on the resonant tank is reduced so as to improve the lamp crest factor.

The input current is designed to be continuous near the line peak voltage, and discontinuous near the zero crossing of the line voltage so that the conduction angle α easily becomes small at the start-up mode to reduce the DC bus voltage stress. The input inductor Li, capacitors Cin, Cx and Cy are also used to achieve high power and reduce the line input current harmonics. The current through inductor Li at normal lighting operation is shown in FIG. 15. Since the current through inductor Li has continuous input current, a small line input filter can be used, which further reduces the cost of the device. The resonant capacitor is much smaller than that of other mentioned circuits in the prior art. The
circulating resonant current is low, which is about 70% of the circulating resonant current of Fig. 5. So, the switching current stress is reduced, and therefore small current rating devices such as switches of the inverter can be used, which also reduces the cost.

As shown in Fig. 16, the constant lamp power control circuit comprises a detector for detecting at least one of an input voltage to the inverter and a load output voltage or a load current. The input voltage to the inverter could be an input current to the line rectifier, an input voltage to the rectifier or the output voltage to the inverter. The load output from the inverter may include a lamp current, a lamp voltage, a lamp power, or a resonant inductor current. The detected output voltage is used in a feedback circuit which modulates the control signal for achieving a constant lamp power and further reducing the low frequency ripple of the lamp current to improve the lamp crest factor. Fig. 16 shows one example of the control circuit using the lamp current as the detected signal.

The control circuit for providing the constant lamp power and reducing lamp current ripple comprises an error amplifier EA, which amplifies an error between the lamp current being detected and the reference voltage. The output voltage of the error amplifier EA will control the switching frequency to modulate the lamp power and lamp current with a constant value. For example, when the line input voltage $v_{in}$ is high, a lamp current $i_{lamp}$ tends to be big. Thus, a detecting circuit provides a high output voltage $V_{e}$, which is fed to the error amplifier EA and compared with the reference voltage to ensure the output's low voltage $V_{o}$. Since voltage $V_{o}$ becomes small, the base current through the transistor $T$ becomes big, and a resistance across the collector and emitter of the transistor $T$ becomes small, in response to which a gate driver and control unit GC operates to modulate control signals to switches $S_1$ and $S_2$ of the inverter in a direction of increasing the switching frequency thereof. With this result, the lamp current cannot increase with the line input voltage increase. The lamp power and lamp crest factor are thus controlled as a constant even over a wide range line input voltage.

Fig. 17 illustrates another preferred embodiment of the present invention which is identical to the circuit of Fig. 13 except for removal of the input inductor $L_i$. Removing inductor $L_i$ does not affect the normal lighting operation. Constant lamp power and low crest factor over a wide range line input voltage still can be achieved. Since two capacitors $C_x$ and $C_y$ are capable of reducing the modulation of capacitor $C_{in}$ on the resonant tank, the low lamp crest factor and constant lamp power can be obtained even without any feedback control over ±10% line voltage variation. But, feedback control circuit of Fig. 16 is still needed to keep constant lamp power and low crest factor for a wide range line voltage. The line input current harmonics can be further reduced, as compared with the circuit of Fig. 13. However, the DC bus voltage $V_{dc}$ could be higher than that of Fig. 13 because the resonant capacitor $C_{r}$ has to be larger. So, the circulating resonant current $i_{r}$ becomes larger so that the conduction angle is large and DC bus voltage $V_{dc}$ increases. This DC bus voltage is still lower than that of the mentioned prior art circuits.

Fig. 18 illustrates a further embodiment of the present invention which is identical to the circuit of Fig. 17 except for removal of capacitor $C_1$ therefrom in order to further reduce the component counts. This circuit maintains low lamp crest factor and constant lamp power operation against a possible line voltage variation since two capacitors $C_x$ and $C_y$ are in parallel with the diodes $D_x$ and $D_y$, respectively, and the conductive diodes $D_x$ and $D_y$ becomes small. Therefore, modulation of capacitor $C_{in}$ on the resonant tank is minimized so as to improve the lamp crest factor. Besides, since the voltage $v_{in}$ and current $i_{r}$ give a phase difference, the conduction angle of the line input current can be extended, as compared with the prior art circuits of Figs. 1 and 6A. As a result, the circulating current in the resonant tank is reduced. The switches $S_1$ and $S_2$ actually conduct the resonant inductor current, so the switching current is also reduced, as compared with Figs. 1 and 6A. However, the circulating current is still higher than that of Fig. 13. The DC bus voltage $V_{dc}$ at the start-up mode is also little higher than that of Figs. 13 and 17. So, it is suitable for a lamp instant start application. This circuit can be produced less expensively than the circuits of Figs. 13 and 17.

Fig. 19A illustrates another embodiment of the invention. The input inductor $L_i$ serves to achieve continuous line input current. As a result, the circulating current can also be minimized so that the voltage stress across the smoothing capacitor $C_{sm}$ is reduced, compared to the prior art circuit in U.S. Pat. No. 5,274,540: Capacitor $C_{sm}$ is used to achieve power factor correction and low line input current distortion. This embodiment can be achieved by removing four components, these are capacitors $C_1$, $C_2$, and $C_3$ and diode $D$, thereby reducing the component count. However, the negative effect is that the DC bus voltage stress across the bulk capacitor may be slightly higher than that of the embodiment of Fig. 13.

Fig. 19B illustrates yet another embodiment of the invention. The function of inductor $L_i$ is the same as that of the other embodiments. Since the line input current is continuous, the charge capacitor $C_{sm}$ would be small. Because of the smaller capacitor $C_{sm}$, the lower the DC bus voltage. Additionally, small capacitor $C_{sm}$ requires small resonant current in the resonant tank to discharge capacitor $C_{sm}$. Therefore, the circulating current and switching current stress would be smaller. These advantages are similar to the other invented circuits. The negative effect is that there is dead time required between two switches, and it may not be suitable for dimming applications.

Fig. 19C is another embodiment of the invention, where inductor $L_i$ is used to achieve continuous line input current, incorporated with capacitor $C_{on1}$ and $C_{on2}$ to achieve low line input current harmonics and high power factor. This circuit also has low circulating current in the resonant tank even at the lamp start-up mode. As a result, the DC bus voltage at lamp start-up is reduced to some extent. However, it would be higher than the voltage at start-up of the circuit in Fig. 13.

Fig. 19D is equivalent to the circuit in Fig. 19C. Capacitor $C_{on2}$ in circuit of Fig. 19C can be shifted through the bulk capacitor $C_{b}$ in high frequency sense. So, the performance is the same as that of circuit in Fig. 19C.

Fig. 19E illustrates a further embodiment of the invention. This circuit actually can be obtained by shifting the load connection from the circuit in Fig. 13. Inductor $L_i$ is also used to achieve continuous line input so that the resonant current can be designed to be very small even at the lamp start-up mode to reduce the bulk capacitor voltage at start-up mode. Two capacitors $C_{1}$ and $C_{2}$ are used to delay turn-on time of their two parallel diodes to further suppress the DC bus voltage stress during the lamp start-up mode. Therefore, this circuit has similar performance of the circuit in Fig. 13.

Fig. 19F illustrates another embodiment of the current invention. In this circuit, one capacitor $C_{on1}$ is removed from
the circuit in FIG. 19E. One capacitor C2 is used to delay the turn-on time of the diode D2. Actually there is capacitor loop in circuit in FIG. 19E, which is composed of C1m1, C2, C2m, C2p, and C2p. Therefore, C2 could be equivalent of the combination of C1m1, C2m, and C2p. So, this circuit also has low DC bus voltage at lamp start-up, low circulating current, but is higher than that of the circuit in FIG. 19E.

The above-discussed embodiments of the invention are illustrative in nature, and should not be interpreted as being limiting in any way. Various modifications, improvements, and combinations of the disclosed invention would be apparent to those skilled in the art, and remain within the spirit and scope of the invention. The scope of the invention is defined by the appended claims.

We claim:

1. A gas discharge lamp driving circuit, comprising:
   a blocking filter for filtering an AC voltage signal;
   a rectifier for rectifying the AC voltage signal from the blocking filter into a DC voltage;
   a smoothing capacitor connected to an output of the rectifier, for smoothing the DC voltage;
   an inverter including at least two switching elements therein, said inverter connected to said smoothing capacitor for converting the DC voltage into a high frequency AC voltage;
   a control circuit connected to said inverter for controlling said at least two switching elements to turn on and off in a feedback manner based upon at least one of input voltage to the inverter and output voltage from the inverter;
   a resonant tank connected to the inverter, said resonant tank comprising a resonant capacitor (Cr) and a resonant inductor (Lr);
   a discharge lamp connected to the resonant tank, in parallel with said resonant capacitor (Cr) said discharge lamp having high frequency electric power provided thereto from said inverter through said resonant tank;
   a modulation capacitor (Cml) connected to said resonant tank, said modulation capacitor for reducing a distortion of an input current to said resonant circuit;
   at least two input power diodes (Dx and Dy) connected between the rectifier and the smoothing capacitor;
   a stress capacitor (Cx, Cy) connected in parallel with each input power diode of said at least two input power diodes;
   wherein a discharge time of the stress capacitors delays a turn-on time of the input power diodes, thereby reducing input power at a start-up mode.

2. A gas discharge lamp driving circuit as recited in claim 1, further comprising an input inductor (Li) connected between one of the input power diodes and the rectifier, said input inductor reducing a circulating current in the resonant tank, thereby reducing input power at start-up.

3. A gas discharge lamp driving circuit as recited in claim 1, wherein said control circuit comprises:
   a detector for detecting at least one of the input voltage to the inverter and a load output from the inverter, with an output of the detector being connected to a feedback circuit which modulates a control signal to achieve a constant lamp power, and to reduce low frequency ripple of lamp current, said control circuit further comprising an error amplifier for amplifying an error between a detected lamp current and a reference voltage Vref said error amplifier being provided with voltage V1 from the detector and said reference voltage.

4. A gas discharge lamp driving circuit as recited in claim 1, wherein said modulation capacitor (Cml) is configured to function as part of the resonant tank when one of the at least two input power diodes (Dx and Dy) is turned on.

5. A gas discharge lamp driving circuit as recited in claim 1, further comprising a suppression capacitor (Cl) connected across the output of the rectifier, for suppressing line input current harmonics and ripple.

6. A gas discharge lamp driving circuit as recited in claim 3, wherein said detector detects at least one of lamp current, lamp voltage, lamp power, and a resonant current of the resonant tank as a value representing the load output from the inverter.

7. A gas discharge lamp driving circuit as recited in claim 3, wherein said detector detects at least one of an input current to the rectifier, an input voltage to the rectifier, and an output voltage from the rectifier as the input voltage to the inverter.

8. A gas discharge lamp driving circuit, comprising:
   a blocking filter for filtering an AC voltage signal;
   a rectifier for rectifying the AC voltage signal from the blocking filter into a DC voltage;
   a smoothing capacitor connected to an output of the rectifier, for smoothing the DC voltage;
   an inverter including at least two switching elements therein, said inverter connected to said smoothing capacitor for converting the DC voltage into a high frequency AC voltage;
   a control circuit connected to said inverter for controlling said at least two switching elements to turn on and off in a feedback manner based upon at least one of input voltage to the inverter and output voltage from the inverter;
   a resonant tank connected to the inverter, said resonant tank comprising a resonant capacitor (Cr) and a resonant inductor (Li);
   a discharge lamp connected to the resonant tank, in parallel with said resonant capacitor (Cr) said discharge lamp having high frequency electric power provided thereto from said inverter through said resonant tank;
   a modulation capacitor (Cml) connected to said resonant tank, said modulation capacitor for reducing a distortion of an input current to said resonant tank;
   at least two input power diodes (Dx and Dy) connected between the rectifier and the smoothing capacitor;
   a stress capacitor (Cx, Cy) connected in parallel with each input power diode of said at least two input power diodes;
   wherein a discharge time of the stress capacitors delays a turn-on time of the input power diodes, thereby reducing input power at a start-up mode.

9. A gas discharge lamp driving circuit, comprising:
   a blocking filter for filtering an AC voltage signal;
   a rectifier for rectifying the AC voltage signal from the blocking filter into a DC voltage;
   a smoothing capacitor connected to an output of the rectifier, for smoothing the DC voltage;
an inverter including at least two switching elements therein, said inverter connected to said smoothing capacitor for converting the DC voltage into a high frequency AC voltage;
a control circuit connected to said inverter for controlling said at least two switching elements to turn on and off in a feedback manner based upon at least one of input voltage to the inverter and output voltage from the inverter;
a resonant tank connected to the inverter, said resonant tank comprising a resonant capacitor (C_r) and a resonant inductor (L_r);
a discharge lamp connected to the resonant tank, in parallel with said resonant capacitor (C_r), said discharge lamp having high frequency electric power provided thereto from said inverter through said resonant tank;
a modulation capacitor (C_m) connected to said resonant tank, said modulation capacitor for reducing a distortion of an input current to said resonant circuit;
at least one input power diode (D_y) connected between the rectifier and the smoothing capacitor;
at least one stress capacitor connected in parallel with said at least one input power diode;
wherein a discharge time of the at least one stress capacitor delays a turn-on time of the at least one input power diode, thereby reducing input power at a start-up mode.

* * * * *